Volume 24 (2024)
Volume 23 (2023)
Volume 22 (2022)
Volume 21 (2021)
Volume 20 (2020)
Volume 19 (2019)
Volume 18 (2018)
Volume 17 (2017)
Volume 16 (2016)
Volume 15 (2015)
Volume 14 (2014)
Volume 13 (2013)
Volume 12 (2012)
Volume 11 (2011)
Volume 10 (2010)
Volume 9 (2009)
Volume 8 (2008)
Volume 7 (2007)
Volume 6 (2006)
Volume 5 (2005)
Volume 4 (2004)
Proposed Design and Implementation of a Schematic FPGA-BASED Binary Arithmetic Multiplier

Dr. Yazen A. Khalil

Volume 11, Issue 1 , June 2011, , Page 106-113

Abstract
  Abstract: This article presents a proposed design and implementation of an 8-bit Arithmetic Multiplier based on FPGA (Field Programmable Gate Array). The design is implemented a schematic FPGA way using CPLD (Complex Programmable Logic Device) development board SN-PLDE2. The development board contains ...  Read More ...